A new class of routing structures with fixed orthogonal wire segments and field programmable switches at the intersections of the wire segments is proposed. In comparison wit h the conventional two dimensional used to connect these FPGAs on a printed circuit board. Each external pin of the FPGAs is connected to an FPIC pin through a trace on the board. An FPIC does not implement any logic function. Rat her, it provides int erconnecting paths between its pins (and, thus, between FPGAs) through orthogonal wiring segments. Since it is re-programmable on the board, the FPIC enables a designer to change the functionality of a circuit by altering the pin connections on the FPIC. Therefore, the FPIC offers a quick and reprogrammable means for inter-FPGA connections and thus aJlows fast dksign modification of large circuits. Figure 1 shows conventional t we-dimensional FPGA routing structures proposed in [3, 4, 11, 13] 
Moreover, the number oj tracks along each column and row of lattice points is O(lNp).
For the case of FPIC, each block represents an 1/0 pin which no two nets can share. We assume that there are M nets whose terminals are located at positions chosen randomly without repetition from the N x N lattice points. Then, we have Theorem 2 For ang N, M, O < p <1, there is an armngement of fixed wire segments along each column and row of lattice points such that the probability of jailure in attaining a complete routing solution in which each net uses only .2-segment routing is 0 ( N 'p) .
Moreover, the number of tracks in each column and row is 0( MNP-2).
The analytic results presented above describe the asymp totic behavior of the proposed routing structures.
In reality, the number of tracks in a routing structure is fixed and the number of switches is also restricted due to area constraint.
Thus, we propose an arrangement of wire segments in the rows and columns according to the proofs of the above theorems with some modification for a given number of tracks.
The length of the segments in each track is the same (except for the two incident to the boundary) and set to be a . . . . . . . . .  . . . . . . . . .  -.. . . . . . 
Performance Bountd
The MST approach has been used extensively to approximate an optimal Steiner tree in conventional SMT problems encountered in VLSI routing [10] , since the cost of an MST is guaranteed to be within two, times the cost of an optimal Steiner tree. However, no result has been reported on using the MST approach to approximate a Node-Weighted SMT. In our case, we used less than 1210 in all these inst antes.
As shown in Table 1 
